Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 8K Bytes of In-System Self-Programmable Flash Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - 512 Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 512 Bytes Internal SRAM
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels for TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x for TQFP Package Only
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, 44-lead PLCC, and 44-pad MLF
- Operating Voltages
 - 2.7 5.5V for ATmega8535L
 - 4.5 5.5V for ATmega8535
- Speed Grades
 - 0 8 MHz for ATmega8535L
 - 0 16 MHz for ATmega8535



8-bit **AVR**[®] Microcontroller with 8K Bytes In-System Programmable Flash

ATmega8535 ATmega8535L

Preliminary Summary




Note: This is a summary document. A complete document is available on our Web site at www.atmel.com.


Rev. 2502FS-AVR-06/04



Pin Configurations

Figure 1. Pinout ATmega8535





NOTE: MLF Bottom pad should be soldered to ground.

Disclaimer


Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Overview

The ATmega8535 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the ATmega8535 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8535 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain in TQFP package, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8535 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

AT90S8535 Compatibility

ty The ATmega8535 provides all the features of the AT90S8535. In addition, several new features are added. The ATmega8535 is backward compatible with AT90S8535 in most cases. However, some incompatibilities between the two microcontrollers exist. To solve this problem, an AT90S8535 compatibility mode can be selected by programming the S8535C fuse. ATmega8535 is pin compatible with AT90S8535, and can replace the AT90S8535 on current Printed Circuit Boards. However, the location of fuse bits and the electrical characteristics differs between the two devices.

AT90S8535 Compatibility Mode

Programming the S8535C fuse will change the following functionality:

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 43 for details.
 - The double buffering of the USART Receive Register is disabled. See "AVR USART vs. AVR UART Compatibility" on page 143 for details.

Pin Descriptions

V _{cc}	Digital supply voltage.
GND	Ground.
Port A (PA7PA0)	Port A serves as the analog inputs to the A/D Converter. Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when
Port B (PB7PB0)	a reset condition becomes active, even if the clock is not running. Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port B also serves the functions of various special features of the ATmega8535 as listed on page 58.
Port C (PC7PC0)	Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port D (PD7PD0)	Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port D also serves the functions of various special features of the ATmega8535 as listed on page 62.
RESET	Reset input. A low level on this pin for longer than the minimum pulse length will gener- ate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 35. Shorter pulses are not guaranteed to generate a reset.
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the inverting Oscillator amplifier.
AVCC	AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.
AREF	AREF is the analog reference pin for the A/D Converter.



abd/ BodP SHD I T H S V N Z G 8 0x67 (0x67) SPL	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
abd/biol/style SPL	0x3F (0x5F)	SREG	I	Т	Н	S	V	Ν	Z	С	8
Date_princ() OCHO Team/Counted Counted Counted Finglem NSR. NCC 47, 67 DatA (DAA) GFR NTTI NTTO NTTP -	0x3E (0x5E)	SPH	-	-	-	-	-	-	SP9	SP8	10
0.00 0.000 0.001 NT1 NT2 - - VIEL VIEL VIEL 0.02 0.00 0.0038 TM6K 0.0072 TOUES	0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10
OpdA (nois) OFFIN NTF1 NTF2 - - - - - - - - - - - - - - - - - - - 0	0x3C (0x5C)			1		mer/Counter0 Out	tput Compare Re	gister	1	1	
Dodg Disby TMBK OCE2 TOUEL TOUEL OCE1A OCE18 TOUEL OCE0 683,118,131 Dodg Disby SPMCE						-	-	-	IVSEL	IVCE	
Boss Boss D TIPE OCF2 TOV2 OCF1 OCF18 TOV1 OCF18 TOV1 OCF10 TOV0 B91.11 TOV0 B91.11 S2 Bost Boss D TWKR TWKR<	· · · · · · · · · · · · · · · · · · ·					-	-	-	-	-	
0.67 (UC7) 5PMCE SPME PWWSR Image: Transmission of the second se	· · · · · · · · · · · · · · · · · · ·										
0x66 (bx66) TWRE TWREA					ICF1						
0.65 (0.65) MCUCR SM2 SE SM1 SM0 SC 11 SC 10 SC 00 S0 0.63 SC 00 S0 0.64 SC 00 S0 0.65 TCRE PORE SR 07 0.63 (0.65) TCRT0 TCRT0 TEMERCALING Bills SS 0.55 CS 00 81 0.63 (0.65) GSC 0.4 TEMERCALING Bills SS 0.55 CS 00 83 0.63 (0.65) GSC 0.4 TEMERCALING Bills SS 0.55 CS 00 81 0.64 (0.64) TCRT0 COMIA1 SS 0.55 CS 10 111 0.62 (0.64) TCRT11 TEMECALINET - Could Filighter Hight TeM 10 112					-						
0x40xx1 MOUCS8 - ISC2 - VDFF 80FF EVEN POFF S8.87 0x33 0x53 TCRR0 FCC80 VSM00 CS20 S1 S3 S3 <td>· · · · · · · · · · · · · · · · · · ·</td> <td></td>	· · · · · · · · · · · · · · · · · · ·										
0.63 (bd3) TOCR0 FOC0 WGM00 COM01 COM00 WGM01 CS32 CS61 CS60 81 0.63 (bd3) OSCAL TORTO Oscilator Calination Register 78 83 0.64 (bd3) OSCAL COM16 COM16 FOC18 WGM11 MS6 0.64 (bd3) FOCR18 COM16 COM16 FOC18 WGM11 MS6 0.62 (bd4) TORTA COM14 COM161 COM17 FOC18 WGM11 MS6 0.62 (bd4) TORTH TorresCounter1<-Counter Register Low Byte			-		_	_					
662.04/03 TONTO TomeCounterU (8 Res) 88 663.04/03 SPGCAL Constitute Clinition Register 98 663.04/03 SPGCAL ADTSI ADTSI ACME PUD PSRI 678.133.00.200 0.627 (0x4F) TOCRIA COMIAI COMI			FOC0		COM01	COM00					
0631 0.0521.0.0.0 SPIOR ADTS	· · · · · · · · · · · · · · · · · · ·										
ode/ Odd/(budP) TOCR18 COMIA0 COMIS0 FOCIA FOCIA FOCIA Wolk10 198 odd/(budP) TOCR18 ICKN1 ICK11 ICK11 CS11 CS112 CS11 CS11											28
ode: TOCHTIB CINCT ICES1 - WMM12 CIS12 CIS10 CIS10 F1112 0d2(0x4C) TONTTIL Timer/Constrict - Counter Register Me/lps Mpt F112 F112 0d2(0x4C) TONTTIL Timer/Counter1 - Output Compare Register Alley Byte F112 0d2(0x4C) OCR14.M Timer/Counter1 - Output Compare Register Alley Byte F112 0d2(0x4C) OCR18.M Timer/Counter1 - Output Compare Register Bytes F112 0d2(0x4C) OCR18.M Timer/Counter1 - Output Compare Register Bytes F112 0d2(0x4C) OCR18.M Timer/Counter1 - Output Compare Register Bytes F112 0d2(0x4C) ICR11 Timer/Counter1 - Input Capture Register Une Bytes F112 0d2(0x4C) ICR12 Timer/Counter1 - Output Compare Register Bytes F122 0d2(0x4C) ICR12 Timer/Counter1 - Input Capture Register Low Byte F122 0d2(0x4C) ICR12 Timer/Counter1 - Output Compare Register Bytes F122 0d2(0x4C) ICR12 ICR12 ICR22 ICR24 ICR24 0d2(0x4C)	0x30 (0x50)	SFIOR	ADTS2	ADTS1	ADTS0	-	ACME	PUD	PSR2	PSR10	57,86,133,200,220
0x20 (0x00) TONT1H Timer/Counter1 – Counter Register May Byte 112 0x20 (0x07) CORTIAH Timer/Counter1 - Output Compare Register A High Byte 112 0x21 (0x07) OCRTIAH Timer/Counter1 - Output Compare Register A High Byte 112 0x23 (0x40) OCRTIBH Timer/Counter1 - Output Compare Register A High Byte 112 0x23 (0x40) OCRTIBH Timer/Counter1 - Output Compare Register B High Byte 112 0x23 (0x40) OCRTIBH Timer/Counter1 - Output Compare Register Byte Byte 112 0x23 (0x40) ICRTI Timer/Counter1 - Output Compare Register High Byte 112 0x25 (0x45) TCCR2 FOC2 WOM2 COM2 Timer/Counter2 Output Compare Register High Byte 112 0x42 (0x44) TCRE FOC2 WOM2 COM2 Timer/Counter2 Output Compare Register High Byte 112 0x42 (0x44) TCRE FOC2 WOM2 COM2 Timer/Counter2 Output Compare Register High Byte 128 0x42 (0x44) TCRE FOC2 WOM2 COM2 Timer/Counter1 Output Compare Register High Byte 128 <t< td=""><td>0x2F (0x4F)</td><td>TCCR1A</td><td>COM1A1</td><td>COM1A0</td><td>COM1B1</td><td>COM1B0</td><td>FOC1A</td><td>FOC1B</td><td>WGM11</td><td>WGM10</td><td>108</td></t<>	0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	108
0x20 (0x40) TONTIL TimerCounter1 - Output Compare Register A Hath Byte 112 0x28 (0x48) OCH1AL TimerCounter1 - Output Compare Register A Hath Byte 112 0x28 (0x48) OCH1AL TimerCounter1 - Output Compare Register A Hath Byte 112 0x28 (0x48) OCH1BL TimerCounter1 - Output Compare Register Buth Byte 112 0x28 (0x48) OCH1BL TimerCounter1 - Output Compare Register Buth Byte 112 0x28 (0x48) OCH1BL TimerCounter1 - Output Compare Register Byte Byte 112 0x48 (0x44) TOCH2 FOC2 WGM20 COM20 WOM21 CS21 CS21 CS21 128 0x43 (0x44) TOCH2 FOC2 WGM20 COM21 WDM21 CS21 CS21 128 0x21 (0x44) WDTCR - - A32 TCN2UB CCR2UB TCR2UB 129 0x21 (0x44) WDTCR - - - - UBR4H1 UBR4H1 UBR4H1 116 116 0x21 (0x43) UBR4H1 UBR4H1 UBR4H1	0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	111
De2B (De3B) OCR1AH TimerCounter 1 - Output Compare Register A High Bys 112 De2A (De4A) OCR1AL TimerCounter 1 - Output Compare Register B High Byts 112 De2B (De4A) OCR1BL TimerCounter 1 - Output Compare Register B High Byts 112 De2B (De4B) OCR1BL TimerCounter 1 - Input Cipture Register High Byts 112 De2B (De4B) ICR1H TimerCounter 1 - Input Cipture Register High Byts 112 De2B (De4B) ICR2P FOC2 WGM20 CM21 CM20 VGM2 112 De2B (De4B) ICR2P FOC2 WGM20 CM21 CM20 VGM21 CS22 CS21 CS20 128 De2B (De4B) TOCR2P TimerCounter 1 - Input Cipture Register I/OV P/D VDP1 VDP0 40 128 De2B (De41) WOTCR - - AS2 TOCRUB CS21 UCS20 UCPU 164 De2G (De42) UCSRC UMSEL UME - - - - - - - - - -	0x2D (0x4D)	TCNT1H			Time	er/Counter1 – Co	unter Register Hig	gh Byte			112
0±26 (0±A) OCR18H Timer/Counter 1 - Output Compare Register AL ore type 112 0±28 (0±A) OCR18H Timer/Counter 1 - Output Compare Register B Liph Byte 112 0±28 (0±A) ICR1H Timer/Counter 1 - Output Compare Register B Liph Byte 112 0±28 (0±A) ICR1H Timer/Counter 1 - Input Capture Register Low Byte 112 0±26 (0±A) ICR1H Timer/Counter 1 - Input Capture Register Low Byte 112 0±26 (0±A) TCR1Z Timer/Counter 2 (0±A) 0540 (0±A) 128 0±24 (0±A) TCR1Z Timer/Counter 2 (0±A) 0540 (0±A) 128 0±26 (0±A) OCR2 Timer/Counter 2 (0±A) 0540 (0±A) 128 0±26 (0±A) OCR2 Timer/Counter 2 (0±A) 0520 (0±B) 129 0±26 (0±A) OCR2 Timer/Counter 2 (0±A) 100 129 0±26 (0±A) UBREL 0±B UCS20 UCS20 129 0±26 (0±A) UBREL 0±B UCS20 UCPOL 164 0±70 (0±A) UDR1H PORTA PORTA PORTA PO	0x2C (0x4C)	TCNT1L									112
0x80 (0x49) OCK18H Timer/Counter1 - Output Compare Register B Low Byte 112 0x82 (0x44) ICR1H Timer/Counter1 - logut Capture Register Low Byte 112 0x28 (0x44) ICR1H Timer/Counter1 - logut Capture Register Low Byte 112 0x28 (0x44) ICR1E Timer/Counter1 - logut Capture Register Low Byte 112 0x28 (0x44) ICCR2 FOC2 WGM20 COM20 WGM21 CS22 CS21 CS20 128 0x42 (0x44) ITCR12 Timer/Counter2 (8 Bis) 128 129 129 0x21 (0x41) WDTCR - - - AS2 TCN2UB TCR2UB 129 0x21 (0x41) WDTCR - - - - UCS21 UCS20 UCPQL 140 0x20 ⁽¹ (x40) ⁽¹¹) UCS21 UCS20 UCFQL 112 170 171 0x16 (0x30) EEDR EEDR EEPROM Address Register Low Byte 172 171 0x16 (0x30) EEDR EEPR EEPRE 172 171											
0 ± 00:461 0±72 (±47) OCT 10L 10:21 Timer/Counter 1 = Duc Option Register 1Low Byte 112 0±73 (±47) ICR1L Timer/Counter 1 = Input Option Register 1Low Byte 112 0±73 (±47) ICR1L Timer/Counter 1 = Input Option Register 1Low Byte 112 0±24 (±44) TCR2 COM20 VGM20 CS20 CS21 CS20 128 0±24 (±44) TCR12 Timer/Counter 2 (Butter Counter 2) (Butter											
0x28 (bx46) 10CR1H Timer/Counter1 - Input Capture Register Low Byte 112 0x28 (bx46) 1CCRL FOG2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20 128 0x28 (bx46) TCCR2 FOG2 WGM20 COM21 COM20 WGM21 CS22 CS21 CS20 128 0x28 (bx43) CCR2 Timer/Counter2 (btfs) COR20 WOP1 U28 129 0x21 (bx41) WOTCR - - - AS2 TCR2UB CCR2UB TCR2UB 129 0x21 (bx41) WOTCR - - - WOPE WOPE WOPD 40 0x20 ⁽¹⁾ (bx40 ⁽¹⁾) UBRHH UBRSEL - - - U2870 UCPOL 164 0x10 (bx30) UCSRC URSEL - - - - - EEARB 17 0x10 (bx30) EEDR - - - EERROM EEXRME EEXRE EEARE 17 </td <td></td>											
19:26 (0:46) ICR1L Tmer/Counter1 - Input Capture Register Low Byte 112 0:26 (0:46) TCCR2 FOC2 WGM20 COM20 WGM21 CS22 CS21 CS20 128 0:26 (0:44) TCR1Z Timer/Counte2 WGM20 COM20 WGM21 CS22 CS21 CS20 128 0:26 (0:44) TOKT2 Timer/Counte2 Bits) 129 129 129 0:26 (0:44) WDTCR - - ASS TCR2UB CCR2UB TCR2UB 129 0:26 (0:40) UBRRH URSEL UPM1 PM0 USSB UCS20 UCPOL 164 0:17 (0:36) EEARH - - - - EEPROM Address Register Low Byte 17 0:10 (0:30) EEDR - - - - - EERRE 17 0:11 (0:33) DORA DDAT DDATA PORTA PORTA PORTA PORTA PORTA PORTA PORTA PORTA PORTA	· · · · · · · · · · · · · · · · · · ·										
9x28 (0x46) TCCR2 FOC2 WGM20 COM21 COM21 COM21 CS21 CS21 CS20 1186 0x24 (0x44) TCR12 Timer/Counter/2 (Bits) 129 129 129 0x23 (0x42) ASSR - - - AS2 TCR2UB CCR2UB TCR2UB 129 0x21 (0x41) WDTCR - - - AS2 TCR2UB CCR2UB TCR2UB 129 0x21 (0x41) WDTCR - - - URPRI118 166 0x20 (0x40) WDTCR URSEL - - UCSRC UCSRC <td< td=""><td>· · · · · · · · · · · · · · · · · · ·</td><td></td><td></td><td></td><td></td><td></td><td>i v</td><td>0)</td><td></td><td></td><td></td></td<>	· · · · · · · · · · · · · · · · · · ·						i v	0)			
Dot2 (0x43) COR2 Timer/Counter/2 (B Bis) 128 0x23 (0x43) OCR2 Timer/Counter/2 Output Compare Register 129 0x23 (0x43) OCR2 ASSR - - AS2 TCN2UB OCR2UB TCR2UB 129 0x23 (0x40) WDTCR - - - AS2 TCN2UB OCR2UB TCR2UB 129 0x23 (0x40) UUSRC UURPL WDE WDE WDE 400 0x26 (0x40) UUSRC UUSRC UUSRC UURPL 166 0x16 (0x40) UUSRC UURPL UESRC - - EERAR 0x11 (0x30) EEARL UUSRC EEPROM Address Register Low Byte 17 17 0x10 (0x30) EEOR - - - EERRE 17 17 17 17 121 121 17 17 17 17 17 17 17 17 17 17 17 17 17 17 17 17<			FOCA	WCM20					0801	6820	
Image: Timer/Countral Compare Pagister 129 0x22 (0x42) ASSR - - - AS2 CN2UB CR2UB TCR2UB 129 0x22 (0x42) ASSR - - - AS2 CN2UB CR2UB TCR2UB TCR2UB </td <td>· · · · · · · · · · · · · · · · · · ·</td> <td></td> <td>FUCZ</td> <td>WGIWIZU</td> <td>COIVIZT</td> <td></td> <td>-</td> <td>0322</td> <td>0321</td> <td>0320</td> <td></td>	· · · · · · · · · · · · · · · · · · ·		FUCZ	WGIWIZU	COIVIZT		-	0322	0321	0320	
0x22 (0x42) ASSR - - - AS2 TCN2UB 0C20B TCR2UB 129 0x20 (0x40) (************************************	· · · · · · · · · · · · · · · · · · ·		-		Tir		. ,	aister			
bc21 (0x41) WDTCR - - WDCE WDE WDP WDP 40 bc20 ⁽¹⁾ UBRRH URSEL - - UBRRH 166 0c20 ⁽¹⁾ UCSRC URSEL UMSEL UPMI UPM0 USSS UCS21 UCC20 UCPOL 164 0x11 (0x36) EEARH - - - - - EEPROM Address Register Low Byte 17 0x11 (0x36) EECR - - - EERPOM Address Register Low Byte 17 0x11 (0x36) PORTA PORTB PORT			_	_		_			OCR2UB	TCR2UB	
Oc20 ⁽¹⁾ (0x40) ⁽¹⁾ UBRRH URSEL - - - UBRRI11:8] 166 0x1F (0x4F) EEARL UMSEL UPM1 UPM0 USBS UCS20 UCPOL 164 0x1E (0x5C) EEARL EEARL EEPROM Address Register Uow Byte 17 0x1E (0x5C) EECR - - - EEPROM Data Register 17 0x1E (0x5C) EECR - - - EEPROM Data Register 17 0x12 (0x3A) DDRA DDA7 PORTA PORTB PORTB PORTB PORTB PORTB PORTB PORTB	· · · · · · · · · · · · · · · · · · ·				_	WDCE					
Curr Curr Corr UCSRC UNSEL UPM1 UPM0 USSS UCS21 UCS20 UCPOL 164 0x1F (0x45) EEARL - - - - - - - - - - - - - - - EEARB 17 0x1D (0x3C) EEDR - - - EEPRM Data Registor 17 0x1D (0x3C) EECR - - - EENE EEWE EEWE 17 0x1D (0x3C) EECR - - - EENE EEWE EEWE EEWE 17 0x11D (0x3D) PORTA DOAA DDAA			URSEL	-	-					•	166
Dx1E (0x3E) EEARL EEPROM Address Register Low Byte 17 0x1D (0x30) EEOR EEOR 17 0x1C (0x32) EECR - - - EEPROM Data Register 17 0x1E (0x32) EECR - - - EEPROM Data Register 17 0x18 (0x38) PORTA PORTA7 PORTA8 PORTA3 PORTA2 PORTA0 64 0x14 (0x34) DDR4 DDA7 DDA6 DDA5 DDA4 DDA2 DDA1 DDA0 64 0x18 (0x38) PORTB PORTB7 PORTB6 PORTB5 PORTB3 PORTB2 PORTB0 64 0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 65 0x14 (0x34) DDRC DDC7 PORTC6 PORTC3 PORTC2 PORTC1 PORTC0 65 0x14 (0x34) DDRC DDC7 DDC6 DDC5 DDC4 DDC2 DDD1 DDD0 <td< td=""><td>0x20⁽¹⁾ (0x40)⁽¹⁾</td><td>UCSRC</td><td>URSEL</td><td>UMSEL</td><td>UPM1</td><td>UPM0</td><td>USBS</td><td>UCSZ1</td><td>UCSZ0</td><td>UCPOL</td><td>164</td></td<>	0x20 ⁽¹⁾ (0x40) ⁽¹⁾	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	164
Ox1D (0x3D) EEDR EEPROM Data Register 17 Ox1C (0x3C) EECR - - - EENIE EENWE EERWE EERE 17 Ox1C (0x3C) DDRA PORTAP PORTAF PORTBF PORTSF PORTCA PORTCA <t< td=""><td>0x1F (0x3F)</td><td>EEARH</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>EEAR8</td><td>17</td></t<>	0x1F (0x3F)	EEARH	-	-	-	-	-	-	-	EEAR8	17
Ox1C (0x3C) EECR - - EERIE EENWE EEWE EERE 17 0x18 (0x38) PORTA PORTA7 PORTA7 PORTA8 PORTA3 PORTA1 PORTA1 PORTA0 64 0x14 (0x34) DDRA DDA6 DDA6 DDA6 DDA4 DDA3 DDA2 DDA1 DDA0 64 0x18 (0x39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 64 0x17 (0x37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 64 0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB3 PINB3 PINB2 PINB1 PINB0 65 0x14 (0x34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 65 0x13 (0x33) PINC PINC7 PINC6 PINC5 PINC4 PORTD2 PORTD PORTD	0x1E (0x3E)	EEARL				EEPROM Addres	s Register Low B	yte			
0x18 (0x38) PORTA PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 64 0x14 (0x3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA2 DDA0 64 0x19 (0x3A) DDRA PINA7 PINA6 PINA4 PINA3 PINA3 PINA3 PINA4 PINA3 PINA4 PINA3 PINA3 PINA3 PINA3 PINA4 PINA3 PINA4 PINA3 PINA3 PINA3 PINA4 PINA3 PINA3 PINA1 PINB3 PINB3 PINB3 PINB10 PINB10 PINB10 PINB10 PINB10 PINB10 PINC1 PINC1						EEPROM		1	1	1	
0x1A (0x3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 64 0x19 (0x39) PINA PINA7 PINA6 PINA6 PINA3 PINA3 PINA3 PINA1 PINA0 64 0x18 (0x38) PORTB PORTB7 PORTB6 PORTB5 PORTB3 PORTB3 PORTB3 PORTB1 PORTB0 64 0x17 (0x37) DDRB DDB7 DDB6 DDB6 DDB4 DDB3 DDB2 DDB1 DDB0 64 0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 65 0x14 (0x34) DDC7 DDC6 DDC6 DDC4 DDC2 PORTC1 PORTC0 65 0x12 (0x32) PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 65 0x10 (0x30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2											
Ox19 (0x39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA1 PINA0 64 0x18 (0x38) PORTB PORTB PORTB6 PORTB5 PORTB4 PORTB2 PORTB1 PORTB0 64 0x17 (0x37) DDB8 DDB67 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 64 0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 65 0x14 (0x34) DDRC PORTC7 PORTC6 PORTC5 PORTC4 PORTC2 PORTC1 PORTC0 65 0x13 (0x33) PINC PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 65 0x13 (0x30) PIND PIND7 PORTD6 PORTD5 PORTD4 PORTD2 PORTD1 PORTD0 65 0x10 (0x30) PIND PIND7 PIND6 PIND5 PIND4 PIND3											
Ox18 (0x38) PORTB PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 64 (x17 (0x37) DDR8 DD87 DD86 DD85 DD84 DD83 DD82 DD81 DD80 64 (x16 (0x36) PINB PINB7 PINB6 PINB5 PINB5 PINB3 PINB3 PINB2 PINB1 PINB0 65 (x15 (0x36) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC2 PORTC1 PORTC0 65 (x13 (0x33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PORTD0 65 (x13 (0x32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD1 PORTD0 65 (x11 (0x30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 65 (x10 (0x20) SPCR SPIF WCOL - - <											
0x17 (0x37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 64 0x16 (0x36) PINB PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 65 0x15 (0x35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 65 0x14 (0x34) DDRC DDC7 PDC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 65 0x13 (0x33) PINC PINC7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 65 0x13 (0x30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 65 0x10 (0x30) PIND7 PIND6 PIND5 PIND4 PIND3 PIND1 PIND0 65 0x06 (0x2F) SPSR SPIF WCOL - - - -	· · · · · · · · · · · · · · · · · · ·										
0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 65 0x15 (0x35) PORTC7 PORTC6 PORTC6 PORTC5 PORTC4 PORTC3 PORTC1 PORTC0 65 0x14 (0x34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 65 0x13 (0x33) PINC PINC7 PORTD7 PORTD6 PINC5 PINC4 PINC3 PINC1 PORTD0 65 0x13 (0x30) PIND PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 65 0x11 (0x31) DDRD DD7 DDD6 DD5 DD14 PIND3 PIND2 PIND1 PIND0 65 0x06 (0x2F) SPDR											
0x15 (0x35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 65 0x14 (0x34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 65 0x13 (0x33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 65 0x13 (0x33) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD0 65 0x11 (0x31) DDRD DDD7 DDD6 DDD5 DDD4 DD3 DDD2 DDD1 DD00 65 0x10 (0x30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 65 0x06 (0x2F) SPSR SPIE DORD MSTR CPOL CPHA SPI2X 140 0x06 (0x2C) UDR SPE DORD MSTR CPOL CPHA SPI2X	· · · ·										
0x14 (0x34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 65 0x13 (0x33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 65 0x12 (0x32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 65 0x11 (0x31) DDRD DDD7 DDD6 DD5 DD44 DD33 DD22 DD11 DD00 65 0x10 (0x30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 65 0x06 (0x2F) SPBR SPIF WCOL - - - - SPI2X 140 0x06 (0x2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 138 0x06 (0x2D) USRA RXC TXC UDRE FE DOR PE <td></td>											
0x13 (0x33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 65 0x12 (0x32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 65 0x11 (0x31) DDD DDD7 DDD6 DD5 DD04 DD3 DD2 DD11 DD00 65 0x10 (0x30) PIND PIND7 PIN66 PIND5 PIND4 PIND3 PIND2 PIND1 DD00 65 0x06 (0x2F) SPPR SPPR SPIData Register 140 65 140 0x00 (0x2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 138 0x00 (0x2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 138 0x00 (0x2D) USRA RXC TXC UDRE FE DOR PE U2X MPCM	. ,										
0x12 (0x32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 65 0x11 (0x31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 65 0x10 (0x30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 65 0x0F (0x2F) SPDR SPIR WCOL - - - SPI2X 140 0x0E (0x2E) SPSR SPIF WCOL - - - SPI2X 140 0x0E (0x2C) UDR SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 138 0x0E (0x2C) UDR FE DOR PE U2X MPCM 162 0x0B (0x2B) UCSRA RXC TXC UDRE FE DOR PE U2X MPCM 162 0x06 (0x24)											
Ox10 (0x30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 65 0x0F (0x2F) SPDR SPDR SPI Data Register 140 0x0E (0x2E) SPSR SPIF WCOL - - - - SPI2X 140 0x0E (0x2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 138 0x0C (0x2C) UDR UCSRA RXC TXC UDRE FE DOR PE U2X MPCM 162 0x08 (0x2B) UCSRA RXCIE TXCIE UDRIE RE DOR PE U2X MPCM 162 0x08 (0x28) UCSRB RXCIE TXCIE UDRIE RE DOR PE U2X MPCM 162 0x06 (0x29) UBRRL UCSRB RXCIE TXCIE UDRIE RE DOR ACIE ACIC ACIS1 ACIS0 200 </td <td></td>											
OxOF (0x2F) SPDR SPI Data Register 140 0x0E (0x2E) SPSR SPIF WCOL - - - - SPI2X 140 0x0D (0x2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 138 0x0C (0x2C) UDR USART I/O Data Register 161 0x0B (0x2B) UCSRA RXC TXC UDRE FE DOR PE U2X MPCM 162 0x0A (0x2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 163 0x09 (0x29) UBRL USART Baud Rate Register Low Byte 166 160 166 160 166	0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	65
Ox0E (0x2E)SPSRSPIFWCOLSPI2X1400x0D (0x2D)SPCRSPIESPEDORDMSTRCPOLCPHASPR1SPR01380x0C (0x2C)UDRUSART I/O Data Register1610x0B (0x2B)UCSRARXCTXCUDREFEDORPEU2XMPCM1620x0A (0x2A)UCSRBRXCIETXCIEUDRIERXENTXENUCSZ2RXB8TXB81630x09 (0x29)UBRRLUSART Baud Rate Register Low Byte1660x08 (0x28)ACSRACDACBGACOACIACIEACIS1ACIS02000x07 (0x27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX02160x06 (0x26)ADCSRAADENADSCADATEADIFADIEADPS2ADPS1ADPS02180x05 (0x25)ADCHADCLADC Data Register Low Byte2192192192192190x03 (0x23)TWDRTwo-wire Serial Interface Data Register1801800x02 (0x22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE180	0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	65
OxOD (0x2D)SPCRSPIESPEDORDMSTRCPOLCPHASPR1SPR01380x0C (0x2C)UDRUSART I/O Data RegisterUSART I/O Data Register1610x0B (0x2B)UCSRARXCTXCUDREFEDORPEU2XMPCM1620x0A (0x2A)UCSRBRXCIETXCIEUDRIERXENTXENUCSZ2RXB8TXB81630x09 (0x29)UBRRLUSART Baud Rate Register Low Byte1660x08 (0x28)ACSRACDACBGACOACIACIEACICACIS1ACIS02000x07 (0x27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX02160x06 (0x26)ADCSRAADENADSCADATEADIFADIEADPS2ADPS1ADPS02180x05 (0x25)ADCHADCLADC Data Register Low Byte2192192192192190x03 (0x23)TWDRTwo-wire Serial Interface Data Register1801800x02 (0x22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE180				1		SPI Da	ta Register			•	
OxOC (0x2C) UDR USART I/O Data Register 161 0x0B (0x2B) UCSRA RXC TXC UDRE FE DOR PE U2X MPCM 162 0x0A (0x2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 163 0x09 (0x29) UBRL UBRRL USART Baud Rate Register Low Byte 166 166 0x08 (0x28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 200 0x07 (0x27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 216 0x06 (0x26) ADCSRA ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0 218 0x05 (0x25) ADCH ADCL ADC Data Register Low Byte 219 219 219 219 219 219 219 180 180 180 180 180 180 180 180 180 180 180 180 180 <					-	-	-		-		
Ox0B (0x2B)UCSRARXCTXCUDREFEDORPEU2XMPCM1620x0A (0x2A)UCSRBRXCIETXCIEUDRIERXENTXENUCSZ2RXB8TXB81630x09 (0x29)UBRRLUBRRLUSART Baud Rate Register Low Byte1660x08 (0x28)ACSRACDACBGACOACIACIEACICACIS1ACIS02000x07 (0x27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX02160x06 (0x26)ADCSRAADENADSCADATEADIFADIEADPS2ADPS1ADPS02180x05 (0x25)ADCHADCLADC Data Register Low Byte2192192192192190x03 (0x23)TWDRTwo-wire Serial Interface Data Register1801801800x02 (0x22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE180			SPIE	SPE	DORD			CPHA	SPR1	SPR0	
Ox0A (0x2A)UCSRBRXCIETXCIEUDRIERXENTXENUCSZ2RXB8TXB81630x09 (0x29)UBRRLUBRRLUSART Baud Rate Register Low Byte1660x08 (0x28)ACSRACDACBGACOACIACIEACICACIS1ACIS02000x07 (0x27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX02160x06 (0x26)ADCSRAADENADSCADATEADIFADIEADPS2ADPS1ADPS02180x05 (0x25)ADCHADCLADC Data Register Low Byte2192192192190x03 (0x23)TWDRTwo-wire Serial Interface Data Register1801800x02 (0x22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE180											
Ox09 (0x29) UBRRL USART Baud Rate Register Low Byte 166 0x08 (0x28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 200 0x07 (0x27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 216 0x06 (0x26) ADCSRA ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0 218 0x05 (0x25) ADCH ADC Data Register Low Byte 219 0x04 (0x24) ADCL Two-wire Serial Interface Data Register 0x03 (0x23) TWDR TWA6 TWA5 TWA3 TWA2 TWA1 TWA0 TWGCE 180											
Ox08 (0x28)ACSRACDACBGACOACIACIEACICACIS1ACIS02000x07 (0x27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX02160x06 (0x26)ADCSRAADENADSCADATEADIFADIEADPS2ADPS1ADPS02180x05 (0x25)ADCHADCLADC Data Register High Byte2192192190x04 (0x24)ADCLADCLTwo-wire Serial Interface Data Register1800x02 (0x22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE180			RACIE	TACIE					нхвя	1 XB8	
Ox07 (0x27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 216 0x06 (0x26) ADCSRA ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0 218 0x05 (0x25) ADCH ADCL ADC Data Register High Byte 219 219 0x04 (0x24) ADCL ADC Data Register Low Byte 219 219 0x03 (0x23) TWDR Two-wire Serial Interface Data Register 180 0x02 (0x22) TWAR TWA6 TWA5 TWA3 TWA2 TWA1 TWA0 TWGCE 180				ACRG							
Ox06 (0x26) ADCSRA ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0 218 0x05 (0x25) ADCH	· · · · ·										
Ox05 (0x25) ADCH ADC Data Register High Byte 219 0x04 (0x24) ADCL ADC Data Register Low Byte 219 0x03 (0x23) TWDR Two-wire Serial Interface Data Register 180 0x02 (0x22) TWAR TWA6 TWA4 TWA3 TWA2 TWA1 TWGCE 180	· · · ·										
0x04 (0x24) ADCL ADC Data Register Low Byte 219 0x03 (0x23) TWDR Two-wire Serial Interface Data Register 180 0x02 (0x22) TWAR TWA6 TWA5 TWA3 TWA2 TWA1 TWA0 TWGCE 180										2. 00	
0x03 (0x23) TWDR Two-wire Serial Interface Data Register 180 0x02 (0x22) TWAR TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWGCE 180			-								
0x02 (0x22) TWAR TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWA0 TWGCE 180	· · · · · · · · · · · · · · · · · · ·				Т		* ·	ister			
			TWA6	TWA5					TWA0	TWGCE	
0x01 (0x21) TWSR TWS7 TWS6 TWS5 TWS4 TWS3 - TWPS1 TWPS0 180	0x01 (0x21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	180

Register Summary

Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x00 (0x20)	TWBR		Two-wire Serial Interface Bit Rate Register					178		

Notes: 1. Refer to the USART description for details on how to access UBRRH and UCSRC.

2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	S			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \gets Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \gets Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) $<< 1$	Z,C	2
BRANCH INSTRUC	TIONS				-
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVS					
BRVS BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then PC \leftarrow PC + k + 1	None	1/2
	k k	Branch if Overflow Flag is Cleared Branch if Interrupt Enabled	if $(V = 0)$ then PC \leftarrow PC + k + 1 if $(I = 1)$ then PC \leftarrow PC + k + 1	None	1/2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, Rd $\leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, Rd $\leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, (X) $\leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, (Y) $\leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	$Rd \gets STACK$	None	2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	l/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	Ν	1
CLN		Clear Negative Flag	N ← 0	Ν	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ	1	Clear Zero Flag	Z ← 0	Z	1
SEI	1	Global Interrupt Enable	I ← 1	1	1
CLI		Global Interrupt Disable	l ← 0	I	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV	1	Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
	1	Set Half Carry Flag in SREG	H←1	H	1
SEH				1	· · ·
SEH CLH		Clear Half Carry Flag in SREG	H ← 0	н	1
CLH MCU CONTROL IN	STRUCTIONS	Clear Half Carry Flag in SREG	H ← 0	Н	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operation Range
		ATmega8535L-8AC	44A	
		ATmega8535L-8PC	40P6	Commercial
		ATmega8535L-8JC	44J	(0°C to 70°C)
8	2.7 - 5.5V	ATmega8535L-8MC	44M1	
0	2.7 - 5.5V	ATmega8535L-8AI	44A	
		ATmega8535L-8PI	40P6	Industrial
		ATmega8535L-8JI	44J	(-40°C to 85°C)
		ATmega8535L-8MI	44M1	
		ATmega8535-16AC	44A	
		ATmega8535-16PC	40P6	Commercial
		ATmega8535-16JC	44J	(0°C to 70°C)
16		ATmega8535-16MC	44M1	
10	4.5 - 5.5V	ATmega8535-16AI	44A	
		ATmega8535-16PI	40P6	Industrial
		ATmega8535-16JI	44J	(-40°C to 85°C)
		ATmega8535-16MI	44M1	

Ordering Information

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


	Package Type					
44 A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)					
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)					
44M1-A	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Micro Lead Frame Package (MLF)					






Packaging Information

44A



12 ATmega8535(L)


40P6


















Errata

ATmega8535 all rev. No known errata.

16 ATmega8535(L) I

Datasheet Change Log for ATmega8535

Changes from Rev. 2502E-12/03 to Rev. 2502F-06/04

Changes from Rev. 2502D-09/03 to Rev. 2502E-12/03

Changes from Rev. 2502C-04/03 to Rev. 2502D-09/03 Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

- 1. Updated "Reset Characteristics" on page 35.
- 2. Updated SPH in "Stack Pointer" on page 10.
- 3. Updated C code in "USART Initialization" on page 147.
- 4. Updated "Errata" on page 16.
- 1. Updated "Calibrated Internal RC Oscillator" on page 27.
- 2. Added section "Errata" on page 16.
- 1. Removed "Advance Information" and some TBD's from the datasheet.
- 2. Added note to "Pinout ATmega8535" on page 2.
- 3. Updated "Reset Characteristics" on page 35.
- 4. Updated "Absolute Maximum Ratings" and "DC Characteristics" in "Electrical Characteristics" on page 252.
- 5. Updated Table 111 on page 255.
- 6. Updated "ADC Characteristics Preliminary Data" on page 260.
- 7. Updated "ATmega8535 Typical Characteristics Preliminary Data" on page 263.
- 8. Removed CALL and JMP instructions from code examples and "Instruction Set Summary" on page 8.
- 1. Updated "Packaging Information" on page 12.
- 2. Updated Figure 1 on page 2, Figure 84 on page 176, Figure 85 on page 182, Figure 87 on page 188, Figure 98 on page 204.
- 3. Added the section "EEPROM Write During Power-down Sleep Mode" on page 20.
- 4. Removed the references to the application notes "Multi-purpose Oscillator" and "32 kHz Crystal Oscillator", which do not exist.
- 5. Updated code examples on page 42.
- 6. Removed ADHSM bit.
- 7. Renamed Port D pin ICP to ICP1. See "Alternate Functions of Port D" on page 62.



Changes from Rev. 2502B-09/02 to Rev. 2502C-04/03



- 8. Added information about PWM symmetry for Timer 0 on page 77 and Timer 2 on page 124.
- 9. Updated Table 68 on page 166, Table 75 on page 187, Table 76 on page 190, Table 77 on page 193, Table 108 on page 250, Table 113 on page 258.
- 10. Updated description on "Bit 5 TWSTA: TWI START Condition Bit" on page 179.
- 11. Updated the description in "Filling the Temporary Buffer (Page Loading)" and "Performing a Page Write" on page 228.
- 12. Removed the section description in "SPI Serial Programming Characteristics" on page 251.
- 13. Updated "Electrical Characteristics" on page 252.
- 14. Updated "ADC Characteristics Preliminary Data" on page 260.
- 14. Updated "Register Summary" on page 6.
- 15. Various Timer 1 corrections.
- 16. Added WD_FUSE period in Table 108 on page 250.
- 1. Canged the Endurance on the Flash to 10,000 Write/Erase Cycles.

Changes from Rev. 2502A-06/02 to Rev. 2502B-09/02



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved. Atmel[®] and combinations thereof, AVR[®], and AVR Studio[®] are the registered trademarks of Atmel Corporation or its subsidiaries. Microsoft[®], Windows[®], Windows NT[®], and Windows XP[®] are the registered trademarks of Microsoft Corporation. Other terms and product names may be the trademarks of others

